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Achieving High Performance on
Supercomputers with a
Sequential Task-based Programming Model
Emmanuel Agullo, Olivier Aumage, Mathieu Faverge, Nathalie Furmento,
Florent Pruvost, Marc Sergent and Samuel Thibault
Abstract—The emergence of accelerators as standard computing resources on supercomputers and the subsequent architectural
complexity increase revived the need for high-level parallel programming paradigms. Sequential task-based programming model has
been shown to efficiently meet this challenge on a single multicore node possibly enhanced with accelerators, which motivated its
support in the OpenMP 4.0 standard. In this paper, we show that this paradigm can also be employed to achieve high performance on
modern supercomputers composed of multiple such nodes, with extremely limited changes in the user code. To prove this claim, we
have extended the StarPU runtime system with an advanced inter-node data management layer that supports this model by posting
communications automatically. We illustrate our discussion with the task-based tile Cholesky algorithm that we implemented on top of
this new runtime system layer. We show that it enables very high productivity while achieving a performance competitive with both the
pure Message Passing Interface (MPI)-based ScaLAPACK Cholesky reference implementation and the DPLASMA Cholesky code,
which implements another (non-sequential) task-based programming paradigm.
Index Terms—runtime system, sequential task flow, task-based programming, heterogeneous computing, distributed computing,
multicore, GPU, Cholesky factorization
F
1 INTRODUCTION
WHILE low-level designs have long been key for deliv-ering reference high performance scientific codes, the
ever growing hardware complexity of modern supercom-
puters led the High Performance Computing (HPC) com-
munity to consider high-level programming paradigms as
solid alternatives for handling modern platforms. Because of
the high level of productivity it delivers, the Sequential Task
Flow (STF) paradigm – further introduced in Section 2.1 –
is certainly one of the most popular of these candidates.
Many studies have indeed shown that task-based numerical
algorithms could compete against or even surpass state-of-
the-art highly optimized low-level peers in areas as diverse
as dense linear algebra [1]–[4], sparse linear algebra [5]–[7],
fast multipole methods [8], [9], H-matrix computation [10]
or stencil computation [11], [12], to name a few. Moreover,
various task-based runtime systems making use of this
paradigm ( [3], [13]–[17] to cite a few) have reached a high
level of robustness, incurring very limited management
overhead while enabling a high level of expressiveness as
further discussed in Section 2.2.
The consequence is twofold. First, new scientific libraries
based on the STF paradigm and relying on runtime systems
have emerged. We may for instance cite the PLASMA [1],
MAGMA [2], FLAME [3] and Chameleon [4] dense linear al-
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gebra libraries, the PaStiX [5] and QR_Mumps [6] sparse di-
rect solvers, the Fast Multipole Method (FMM) ScalFMM [9]
libraries. Second, the OpenMP Architecture Review Board
has introduced constructs for independent tasks in the 3.0
and 3.1 revisions and dependent tasks in the 4.0 revision,
which is a decisive step towards the standardization of the
STF paradigm.
The aforementioned results showed the success of STF
in exploiting a complex, modern, possibly heterogeneous
node. However, because the STF runtime must maintain
a consistent view of the progress, the model has not been
so far considered as a scalable candidate for exploiting an
entire supercomputer. In the present article, we show that
clever pruning techniques (Section 4.3.1) allow us to allevi-
ate bottlenecks without penalizing the gain of productivity
provided by the paradigm. Together with a careful design of
communication (Section 4.3.2), allocation (Section 4.3.3) and
submission (Section 4.3.4) policies, we show that this ap-
proach makes the STF model extremely competitive against
both the native MPI and the Parameterized Task Graph
(PTG) paradigms.
We carefully present the impact on performance and
on the compactness of the different paradigms consid-
ered in this study. We illustrate our discussion with the
tile Cholesky factorization algorithm [1], [18] from the
Chameleon solver [4] running on top of the StarPU runtime
system [19]. The Cholesky algorithm aims at factorizing
Symmetric Positive Definite (SPD) matrices. We chose to
illustrate our discussion with this routine as it is a simple
algorithm (composed of only three nested loops as shown
in Algorithm 1), and yet it is the reference factorization
routine used in state-of-the-art libraries such as FLAME,
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Algorithm 1 Baseline tile Cholesky algorithm
for (k = 0; k < NT; k++) do
POTRF (A[k][k]);
for (m = k+1; m < NT; m++) do
TRSM (A[k][k], A[m][k]);
for (n = k+1; n < NT; n++) do
SYRK (A[n][k], A[n][n]);
for (m = n+1; m < NT; m++) do
GEMM (A[m][k], A[n][k], A[m][n]);
LAPACK, ScaLAPACK, PLASMA, DPLASMA, or MAGMA
for solving linear systems involving SPD matrices. Tile
algorithms [1], first implemented in the PLASMA library
for multicore architectures, are now reference algorithms on
parallel architectures and have been incorporated into the
Chameleon, FLAME, Intel MKL and DPLASMA libraries.
While PLASMA relies on the light-weight Quark [15] run-
time system, Chameleon is a runtime-oblivious extension
of PLASMA designed for algorithm research that can run
on top of many runtime systems, including Quark and
StarPU. Chameleon enables one to write algorithms in a
way very close to Algorithm 1, thus making it very effective,
thanks to the STF model. The MORSE (Matrices Over Run-
time Systems at Exascale) project collects such STF-based
frameworks and proposes also sparse linear algebra, fast
multipole methods, conjugate gradient, etc.
In summary, previous work has shown the potential of
the STF model on single-node heterogenous systems, both
for ease of programming and obtained performance. The
contribution of this article is to extend it to MPI clusters
and study its potential for running at large scale on a
parallel distributed supercomputer. This includes how the
STF model can be safely extended to distributed memory, by
generating the needed MPI communications automatically,
and a few optimizations which are necessary for scalability.
We chose to extend the StarPU (read *PU) runtime system
to illustrate this in order to inherit from its ability to abstract
the hardware architecture (CPU, GPU, . . . ), hence being able
to exploit heterogeneous supercomputers.
The rest of the paper is organized as follows. Section 2
presents task-based programming models (Section 2.1), run-
time systems that support them in a distributed memory
context (Section 2.2) and the baseline (non-distributed) ver-
sion of the StarPU runtime system (Section 2.3). Section 2.4
presents an extension of StarPU to support explicit MPI calls
for exploiting distributed memory machines [20]. Section 3
builds on top of this extension to make communication
requests implicit (first contribution), i.e. transparent to the
programmer and automatically posted by the runtime sys-
tem, provided that an initial data mapping is supplied by
the programmer. Section 4 presents a detailed performance
analysis together with the list of optimizations needed for
efficiently supporting the STF model on modern supercom-
puters (second contribution) before concluding remarks are
discussed in Section 5.
2 BACKGROUND
2.1 Task-based programming models
Modern task-based runtime systems aim at abstracting the
low-level details of the hardware architecture and enhance
the portability of performance of the code designed on
top of them. In many cases, this abstraction relies on a
directed acyclic graph (DAG) of tasks. In this DAG, vertices
represent the tasks to be executed, while edges represent
the dependencies between them.
Each runtime system usually comes with its own API
which includes one or multiple ways to encode the depen-
dencies and their exhaustive listing would be out of the
scope of this paper. However, we may consider that there
are two main modes for encoding dependencies. The most
natural method consists in declaring explicit dependencies
between tasks. In spite of the simplicity of the concept,
this approach may have limited productivity in practice as
some algorithms have dependencies that are cumbersome to
express. Alternatively, dependencies originating from tasks
accessing and modifying data may be implicitly computed
by the runtime system thanks to sequential consistency. In
this latter approach, tasks are submitted in sequence and
data they operate on are also declared.
Algorithm 2 TRSM kernel of the PTG tile Cholesky
TRSM(k, m)
// Execution space
k = 0 .. NT-1
m = k+1 .. NT-1
// Task Mapping
: A[m][k]
// Flows & their dependencies
READ A <- A POTRF(k)
RW C <- (k == 0) ? A[m][k]
<- (k != 0) ? C GEMM(k-1, m, k)
-> A SYRK(k, m)
-> A GEMM(k, m, k+1..m-1)
-> B GEMM(k, m+1..NT-1, m)
-> A[m][k]
BODY
trsm( A /* A[k][k] */,
C /* A[m][k] */ );
END
Depending on the context, the programmer affinity and
the portion of the algorithm to encode, different paradigms
may be considered as natural and appropriate and runtime
systems often allow them to be combined. Alternatively, one
may rely on a well-defined, simple, uncluttered program-
ming model in order to design a simpler, easier to maintain
code and to benefit from properties provided by the model.
One of the main task-based programming model relying
on explicit dependencies between tasks is certainly the Param-
eterized Task Graph (PTG) model [21]. In this model, tasks
are not enumerated but parameterized and dependencies
between tasks are explicit. For instance, Algorithm 2 shows
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how the TRSM task from the above tile Cholesky algorithm
is encoded in this model. For conciseness, we do not show
the POTRF, SYRK and GEMM pseudo-codes here; they are
similar and further details can be found in [22]. The task is
parameterized with k and m indices. Its execution space is
defined as the range of values that these indices can have
(for instance k varies from 0 to NT − 1). Assuming that
a data mapping has been defined separately and ahead of
time (for all tiles and hence for tile A[m][k] in particular), a
task mapping is provided by assigning task TRSM(k,m)
onto the resource associated with a certain data (A[m][k]
here). Then, dependencies are explicitly stated. For instance,
TRSM(k,m) depends on POTRF (k) (left arrow) and,
conversely, SY RK(k,m) may depend on it (right arrow).
Correctly expressing all the dependencies is not trivial, as
one can see in the pseudo-code. Furthermore, in order to
handle distributed memory machines, the data-flow must
also be provided. TRSM has to retrieve two data, referenced
as A and C in its body (where the actual code must be
provided). In the particular case of the dependency between
TRSM(k,m) and POTRF (k), POTRF produces one single
data (noted A in the pseudo-code of POTRF), which must
be transferred to TRSM and referenced as A for future
usage within the body. This encoding of the DAG induces
a low memory footprint and ensures limited complexity
for parsing it while the problem size grows. Furthermore,
since dependencies are explicit, the DAG can be naturally
unrolled concurrently on different processes in a parallel
distributed context, a key attribute for achieving scalability.
Algorithm 3 STF tile Cholesky
for (k = 0; k < NT; k++) do
task_insert(&POTRF, RW, A[k][k], 0);
for (m = k+1; m < NT; m++) do
task_insert(&TRSM, R, A[k][k], RW, A[m][k], 0);
for (n = k+1; n < NT; n++) do
task_insert(&SYRK, R, A[n][k], RW, A[n][n], 0);
for (m = n+1; m < NT; m++) do
task_insert(&GEMM, R, A[m][k], R, A[n][k],
RW, A[m][n], 0);
task_wait_for_all();
On the other hand, the Sequential Task Flow (STF) pro-
gramming model consists in fully relying on sequential
consistency, exclusively using implicit dependencies. This
model enables the programmer to write a parallel code that
preserves the structure of the sequential algorithm, enabling
very high productivity. Indeed, writing an STF code consists
of inserting a sequence of tasks through a non-blocking
function call (which we call “task_insert”) that delegates the
asynchronous, parallel execution of the tasks to the runtime
system. Upon submission, the runtime system adds a task
to the current DAG along with its dependencies which are
automatically computed through data dependency analy-
sis [23]. The task becomes ready for execution only when
all its dependencies are satisfied. A scheduler is then in
charge of mapping the execution of ready tasks to the
available computational units. In this model, the sequential
tile Cholesky algorithm can simply be ported to the STF
model as proposed in Algorithm 3. The only differences
with the original Algorithm 1 are the use of task_insert
instead of direct function calls, and the addition of explicit
data access mode (R or RW). The increasing importance
of this programming model in the last few years led the
OpenMP board to extend the standard to support the model
through the task and depend clauses in the revision 4.0. This
paradigm is also sometimes referred to as superscalar since
it mimics the functioning of superscalar processors, where
instructions are issued sequentially from a single stream but
can actually be executed in a different order and, possibly,
in parallel depending on their mutual dependencies.
In a parallel distributed context, maintaining sequential
consistency requires the runtime to maintain a global view
of the graph. In the literature, different approaches have
been proposed. ClusterSs [13] has a master-slave model
where a master process is responsible for maintaining this
global view and delegates actual numerical work to other
processes. The authors showed that the extreme central-
ization of this model prevented it from achieving high
performance at scale. On the contrary, in the extension of
Quark [24], all processes fully unroll the DAG concurrently.
Although requiring fewer synchronizations, the authors
showed that the approach was also limited at scale, as each
process is still required to fully unroll the DAG, and in
spite of the lower number of synchronizations, that symbolic
operation is performed redundantly and takes a significant
amount of time, possibly higher than the time spent for
numerical computations. In the present article, we study
the potential of the STF paradigm for programming modern
supercomputers relying on the StarPU runtime system (see
Section 2.3). As in [24], all processes fully unroll the DAG
concurrently. However, while the full unrolling of the DAG
was a serious drawback for performance in Quark, we
propose here to alleviate this bottleneck by performing a
clever pruning of the DAG traversal (see Section 4.3.1) to
entirely eliminate irrelevant dependence edge instantiation.
We show that the STF model then becomes competitive
against both the native MPI and PTG paradigms.
2.2 Short review of task-based runtime systems for
distributed memory platforms
Several related approaches have been proposed within the
community. StarSs is a suite of runtime systems developed
at the Barcelona Supercomputing Center and supporting
the STF model. Among them, ClusterSs [13] provides an
STF support for parallel distributed memory machines
with a master-slave interaction scheme. OmpSs [14] targets
SMP, SMP-NUMA, GPU and cluster platforms. Master-slave
schemes may suffer from scalability issues on large clusters
due to the bottleneck constituted by the master, though
OmpSs supports task nesting on cluster nodes, to reduce
the pressure on the main master node. On the contrary, the
extension of Quark for distributed memory machines pro-
posed by YarKhan [24] relies on a decentralized approach
to support the STF model. The present study extends this
decentralized approach with the StarPU runtime system.
The PaRSEC runtime system [2], [25] developed at UTK,
supports the PTG model (as well as other Domain Spe-
cific Languages). Dependencies between tasks and data are
expressed using a domain specific language named JDF
and compiled into a compact, parametric representation of
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the dependence graph. The size of the PTG representation
does not depend on the size of the problem, but only
on the number of different tasks used by the application,
allowing for an efficient and highly scalable execution on
large heterogeneous clusters. JDF also ensures support for
irregular applications. Because dependencies are explicitly
provided by the application, the model is extremely scalable:
the runtime can explore the DAG from any local task to
any neighbor task. PaRSEC exploits this property to ensure
excellent scalability. The DPLASMA library is the dense
linear algebra library implemented on top of PaRSEC that
originally motivated the design of this runtime. It is highly
optimized and can be viewed as a reference implementation
of a library on top of PaRSEC (although many other scien-
tific codes have been implemented on top of it since then).
DPLASMA/PaRSEC was used as a reference code in [24] to
assess the limits of the STF support for distributed memory
platforms in the proposed extension of Quark. It will also be
our reference code.
The SuperGlue [26] environment, developed at Uppsala
University, provides a model based on data versioning in-
stead of using a DAG of tasks. SuperGlue only implements
a single scheduling algorithm: locality-aware work stealing.
It is limited to single node, homogeneous multicore plat-
forms. However it can be associated with the DuctTEiP [16]
environment, to target homogeneous clusters.
The Legion [17] runtime system and its Regent com-
piler [27], developed at Stanford University, provide a task-
based environment supporting distributed memory plat-
forms and GPUs, programmable at the Legion library level
directly, or at a more abstract level through the Regent
dedicated language and compiler. Legion enables the pro-
grammer to define logical regions similar to StarPU’s reg-
istered data, and express dependencies between tasks and
logical region accesses. In contrast to StarPU tasks, Legion
tasks may spawn child tasks and wait for their completion.
StarPU tasks must instead run to completion as a counter-
part for enabling accurate performance model building.
The TBLAS environment [28], initially designed at UTK,
is a task-based runtime system for clusters equipped with
GPUs. It makes use of both the general purpose cores and
the GPUs for computations. However, tasks as well as data
are distributed to hosts and GPUs statically contrary to the
approach we consider in the present paper where any task
can run on any computational unit thanks to the abstraction
of the STF model we consider.
Many other runtimes have been designed over the years.
APC+ [29] (UNC Charlotte) and Qilin [30] (Georgia Tech.)
only optimize scheduling for a single kind of computing
kernel per application. ParalleX/HPX [11] (LSU) supports
both parallel and distributed memory platforms, but no
detail is given about accelerator support. Most of them per-
form reactive/corrective load balancing using approaches
such as work stealing [31] (Inria) or active monitoring [32],
[33] (Univ. of Illinois) while StarPU, used for this work,
attempts to proactively map computations in a balanced
manner using performance models.
PGAS languages such as UPC (UPC Consortium) or
XcalableMP (XMP Specification Work. Group) provide dis-
tributed shared memory and are being extended to support
NVIDIA CUDA devices [34], [35]. The proposed interfaces
are however mostly guided by the application, without dy-
namic scheduling, thus leaving most of the load balancing
burden on the application programmer.
2.3 StarPU: a task-based runtime system for heteroge-
neous architectures
The basis for this work is the StarPU [19] runtime system,
which deals with executing task graphs on a single hetero-
geneous node, composed of both regular CPU cores and
accelerators such as GPUs.
Algorithm 4 Registration of elemental data
for (m = 0; m < NT; m++) do
for (n = 0; n < NT; n++) do
starpu_data_register(&Ahandles[m][n], A[m][n], . . . );
The first principle of StarPU is that the application first
registers its data buffers to StarPU, to get one handle per data
buffer, which will be used to designate this data, as shown
in Algorithm 4. This enables StarPU to freely transfer the
content of those handles back and forth between accelera-
tors and the main memory when it sees fit, without inter-
vention from the application. The second principle is that
for each operation to be performed by tasks (the GEMM,
GEneral Matrix Multiplication, for instance), a codelet is
defined to gather the various implementations: the DGEMM
CPU implementation from MKL and the cublasDgemm
GPU implementation from CUBLAS, for instance. A task
is then simply a codelet applied on some handles. The
StarPU runtime system can then freely choose when and on
which CPU core or accelerator to execute the task, as well as
when to trigger the required data transfers. For instance, the
Chameleon framework provides codelets for the classical
dense linear algebra kernels.
As a consequence, StarPU can optimize task scheduling
by using state-of-the-art heuristics. Estimations of task com-
pletion time can typically be obtained by measuring them
at runtime [36], or can be provided explicitly by the applica-
tion. Thus, StarPU provides multiple scheduling heuristics
ranging from basic strategies, such as eager or work stealing,
to advanced strategies such as HEFT [37]. These can take
into account both computation time and CPU–Accelerator
device data transfer time to optimize the execution.
StarPU can further optimize these data transfers between
the main memory and the accelerators’ memory. Since data
registration makes StarPU responsible for managing data
buffers locations, StarPU can keep track of which of the main
memory and/or accelerators’ memory have a valid copy of
a given data, using its distributed shared-memory manager.
For instance, this makes it possible to replicate data over
all accelerators which need them. By making scheduling
decisions in advance, StarPU can also start the required data
transfers early, thus overlapping them with the currently
running tasks. StarPU can also keep data in an accelerator
as long as it is used repeatedly by tasks scheduled on it,
thus avoiding duplicate transfers. On the contrary, when
room must be made in the accelerator memory, it can also
proactively evict unused data.
StarPU supports the STF model. The tile algorithm pro-
posed in Algorithm 3 can be executed with StarPU, by
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Algorithm 5 Excerpt of MPI tile Cholesky algorithm using
StarPU-MPI (panel only)
if ( myrank == Owner(A[k][k]) ) then
starpu_task_insert(&POTRF_cl,
STARPU_RW, Ahandles[k][k], 0);
for (m = k+1; m < NT; m++) do
if ( myrank != Owner(A[m][k]) ) then
starpu_mpi_isend_detached(Ahandles[k][k], ...);
else
starpu_task_insert(&TRSM_cl,
STARPU_R, Ahandles[k][k],
STARPU_RW, Ahandles[m][k], 0);
else
for (m = k+1; m < NT; m++) do
if ( myrank == Owner(A[m][k]) ) then
starpu_mpi_irecv_detached(Ahandles[k][k], ...);
starpu_task_insert(&TRSM_cl,
STARPU_R, Ahandles[k][k],
STARPU_RW, Ahandles[m][k], 0);
simply replacing the task_insert call by starpu_task_insert,
and the task_wait_for_all call by starpu_task_wait_for_all.
2.4 StarPU-MPI: Explicit message passing support for
StarPU
While the StarPU runtime system [19] was intended to
support the execution of a task-based code on a single
node, we now present a mechanism proposed in [20], which
handles distributed memory platforms, named StarPU-MPI
in the sequel. Provided the huge amount of existing MPI
applications, one may indeed want to make it possible to
accelerate these so that they can take full advantage of
accelerators thanks to StarPU, while keeping the existing
MPI support as it is. Instead of having a single instance
of StarPU distributed over the entire cluster, the approach
runs an instance of StarPU on each MPI node and lets
them communicate with each other through StarPU-MPI.
The flexibility of this hybrid programming model has also
been illustrated in the case of MPI applications which call
libraries written in OpenMP or TBB for instance.
Algorithm 5 shows how to write the tile Cholesky algo-
rithm with this paradigm. For conciseness and clarity, we
focus on the panel factorization only (a POTRF kernel and
the subsequent TRSM kernels) and present a non-optimized
version. All function calls are asynchronous and allow for
overlapping communications with task executions. The for
loops thus complete quickly (they only submit requests
to StarPU and StarPU-MPI) and the only synchronization
point possibly occurs at the end of the application at
the starpu_task_wait_for_all step, which ensures the
completion of all submitted tasks. The detached calls
perform asynchronous data transfers: for instance, the send
requests will actually be posted to MPI only when the tasks
which produce the piece of data are finished, and tasks
which depend on data coming from a reception request will
also wait for the reception to complete.
While we presented a non-optimized version of the code
and restricted ourselves to the panel factorization only,
one can observe that the code already differs from the
STF paradigm. In the case of more complex algorithms
(including a full and optimized version of the tile Cholesky
factorization), this model may lead to error-prone and hard
to maintain codes. In the sequel, we propose a program-
ming model that sticks as much as possible to the STF
paradigm by posting communications automatically. This
enables programmers to exploit an entire modern super-
computer without suffering from the complexity of such a
hybrid programming model.
3 SEQUENTIAL TASK FLOW WITH IMPLICIT MES-
SAGE PASSING
Just like explicit dependencies, explicitly specifying MPI
communications is tedious and error-prone. We now pro-
pose to automatically infer those communications in order
to maintain a compact STF code while exploiting a full het-
erogeneous supercomputer. The principle is the following.
An initial data mapping over the MPI nodes is supplied
by the application, and the sequence of tasks is identically
submitted by the application on all MPI nodes. Each node
can then unroll the whole application task graph, and au-
tomatically determines by itself which subset of tasks it
should run (according to the data mapping), which MPI
transfers it should initiate to resolve an out-going inter-
node dependence edge, and which incoming MPI transfers
it should expect resulting from its own inbound internode
dependence edges. Indeed, an MPI send has to be automat-
ically initiated when local data is needed by a task running
on an other MPI node, and an MPI receive has to be initiated
when a local task needs a data which is mapped on another
MPI node. Put another way, an MPI transfer is considered
for each task graph edge between two tasks which are
to be executed on different MPI nodes. Subsequently, no
coherency synchronization is needed between nodes by con-
struction, beyond the necessary user data transfers. Figure 1
illustrates those data transfers. A cache mechanism, de-
scribed in Section 4.3.2, avoids duplicate communications.
Moreover, since unrolling the whole task graph on each
node can become costly at scale, we discuss in Section 4.3.1
how we refine the model to overcome this.
node0 node1 node2 node3
Isend
Irecv
Fig. 1. Example of communication inferred from task graph edge.
3.1 Data mapping
The data mapping determines which MPI node owns which
data, that is for each data, the node responsible for keeping
the last value and for sending it to MPI nodes which need
it. The initial data mapping, as specified by the application,
can remain static or be altered by the application throughout
the execution. For dense linear algebra, the two-dimensional
block-cyclic data distribution [38] provides a good example
of static mapping, shown in Algorithm 6.
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Algorithm 6 Specifying a two-dimensional block-cyclic data
distribution
for (m = 0; m < NT; m++) do
for (n = 0; n < NT; n++) do
starpu_data_register(&Ahandles[m][n], A[m][n], ...);
starpu_data_set_rank(Ahandles[m][n], m%P+(n%Q)*P);
When the data mapping is altered by the application,
the new data mapping information must be submitted on
every node at the same logical point in the sequential task
submission flow. The model indeed requires all nodes to
have the same knowledge of the data distribution, for Sends
and Receives to be posted coherently. However, the data
mapping information is only used at submission time, to
determine which MPI send and receive requests to initiate
to resolve dependencies arising from tasks being submit-
ted. Thus, such a redistribution step is not a problem for
performance: computing a new data redistribution can be
done asynchronously while the previously submitted tasks
are still being scheduled and executed. Once determined,
the new data redistribution is enforced asynchronously and
transparently, by initiating MPI transfers in the background.
Meanwhile, subsequent task submissions now proceed us-
ing the new data distribution.
This allows the runtime to overlap redistribution with
computation: a part of the graph is submitted, some of it is
executed, statistics can be collected on it, a new data distri-
bution can be computed accordingly while the submitted
tasks continue executing, and another part of the graph
can be submitted with the new distribution, etc. Provided
that the time to compute the new distribution is smaller
than the time to execute the part of the task graph that is
already submitted and not used for collecting statistics, the
execution of the application will never be stalled. For very
large systems, a global redistribution would be very costly,
possibly beyond the time to process the already-submitted
tasks. Automatic local redistribution schemes could be used
instead in this case and are being considered as future work
within StarPU, to relieve the application from having to
implement it.
3.2 Task mapping
The task mapping can be made static too, as specified by
the application. However, it is usually more convenient to
let it be automatically determined by StarPU from the data
mapping, that is, let tasks move to data. By default, StarPU
will execute a task on the node which owns the piece of
data to be written to by that task. Other cheap automatic
heuristics are available in StarPU, or can be provided by the
application to avoid having to specify both a data mapping
and a task mapping.
3.3 Discussion
All in all, by inferring the MPI transfers automatically
from data dependence edges, separating the data distri-
bution from the algorithm, and inferring task mapping
automatically from the data distribution, the distributed
version of tile Cholesky boils down to Algorithm 7. The
only difference with Algorithm 3 in the main loop is
the usage of the starpu_mpi_task_insert directive instead of
starpu_task_insert. This function call determines if
communications have to be posted through the StarPU-MPI
layer (described in Section 2.4) additionally to the baseline
StarPU actual computational task submission. In the context
of the Chameleon framework, all these details are actually
hidden behind function calls which look very much like
BLAS calls, and the eventual implementation is actually
very close to the original Algorithm 1. The only addition is
the optional starpu_mpi_cache_flush calls, which can
be ignored for the moment. We will motivate their usage in
Section 4.3.2.
Algorithm 7 Distributed STF Tile Cholesky
for (k = 0; k < NT; k++) do
starpu_mpi_task_insert(&POTRF_cl,
STARPU_RW, A[k][k], 0);
for (m = k+1; m < NT; m++) do
starpu_mpi_task_insert(&TRSM_cl,
STARPU_R, A[k][k],
STARPU_RW, A[m][k], 0);
starpu_mpi_cache_flush(A[k][k]]); /*See Section 4.3.2*/
for (n = k+1; n < NT; n++) do
starpu_mpi_task_insert(&SYRK_cl,
STARPU_R, A[n][k],
STARPU_RW, A[n][n], 0);
for (m = n+1; m < NT; m++) do
starpu_mpi_task_insert(&GEMM_cl,
STARPU_R, A[m][k],
STARPU_R, A[n][k],
STARPU_RW, A[m][n], 0);
starpu_mpi_cache_flush(A[n][k]]); /*See Section 4.3.2*/
The overall algorithm, sequential and extremely com-
pact, hence ensures very productive development and main-
tenance processes: algorithms can be designed and de-
bugged within a sequential context, and parallelism can be
safely enabled afterwards with the runtime system, trans-
parently for the programmer.
4 EXPERIMENTS
As discussed above, the STF model removes the program-
ming burden of explicitly posting the communications (re-
quired by the MPI paradigm) or explicitly providing the de-
pendencies (required by the PTG paradigm) as it infers them
automatically from the data mapping. We now show that it
is possible to rely on this sequential task-based paradigm
while achieving high performance on supercomputers. Af-
ter describing the experimental context (Section 4.1), we
first present the final results we obtained (Section 4.2). We
eventually list the major issues we faced together with the
solutions we have devised to cope with them (Section 4.3) in
order to ensure an overall extremely efficient support for the
STF model on modern distributed memory machines. We
focused on the particular case of a dense linear algebra algo-
rithm to illustrate our study because DPLASMA/PaRSEC is
a solid reference in terms of scalability of high performance
numerical libraries and was also the reference code in [24].
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4.1 Experimental Context
We implemented the tile Cholesky factorization proposed
in Algorithm 7 within the Chameleon library, extending [4]
to handle distributed memory machines. We compare the
resulting code with two state-of-the-art distributed linear
algebra libraries: DPLASMA and ScaLAPACK. DPLASMA
implements a highly optimized PTG version of the tile
Cholesky factorization introduced in Algorithm 2 on top
of the PaRSEC runtime system. ScaLAPACK is the MPI
state-of-the-art reference dense linear algebra library for
homogeneous clusters. All three libraries rely on the same
two-dimensional block-cyclic data distribution [38] between
MPI nodes, and thus exhibit the same availability of par-
allelism between MPI nodes and communication require-
ments, to make the comparison fair. In practice, DPLASMA
and Chameleon library achieve the same communication
overlap through the runtime system, thus not suffering
from communication latencies, as opposed to the standard
ScaLAPACK implementation. All the experiments were con-
ducted in real double precision arithmetic.
We conducted our experiments on two platforms. On
the one hand, we experimented on up to 144 heterogeneous
nodes of the TERA-100 heterogeneous cluster [39] located at
CEA, France. The architectural setup of the nodes and the
libraries we used is as follows:
• CPU QuadCore Intel Xeon E5620 @ 2.4 GHz x 2,
• GPU NVIDIA Tesla M2090 (6 GiB) x 2,
• 24 GiB main memory,
• Infiniband QDR @ 40 Gb/s,
• BullxMPI 1.2.8.2,
• Intel MKL 14.0.3.174,
• NVIDIA CUDA 4.2.
On the other hand, we experimented on up to 256
homogeneous nodes of the Occigen cluster [40] located at
CINES, France. The setup is as follows:
• CPU 12-cores Intel Xeon E5-2690 @ 2.6 GHz x 2,
• 64 GiB main memory,
• Infiniband 4x FDR @ 56 Gb/s,
• BullxMPI 1.2.8.4-mxm,
• Intel MKL 17.0.
For our experiments, we distinguish two setups depend-
ing on whether GPUs are used for computation or not. The
former will be called the heterogeneous setup, while the latter
will be called the homogeneous setup. We tuned the block size
used by each linear algebra library and the schedulers used
by each runtime system for each setup in order to get the
best asymptotic performance for each library. Table 1 shows
the resulting set up on both machines. In the homogeneous
case this tuning procedure led to a larger tile size (512) on
the Occigen cluster for both codes. In the heterogeneous
case, note that DPLASMA is able to efficiently exploit a
lower tile size (320) than Chameleon (512) as it supports
multi-streaming (see below). PaRSEC and StarPU respec-
tively rely on their own Priority Based Queue (PBQ) and
priority (prio) schedulers, which are both hierarchical queue-
based priority scheduler implementations. In the heteroge-
neous case, StarPU relies on the dmdas scheduler, a dynamic
variant of the HEFT algorithm, and PaRSEC relies on an
extension of PBQ allowing for greedy GPU offloading [41].
Note that StarPU schedulers have been mostly optimized for
heterogeneous architectures and do not efficiently take into
account locality effects (cache, NUMA) of the CPU memory.
This is not significant for a heterogeneous machine whose
performance is mostly driven by GPU performance, but no-
ticeably impacts modern homogeneous multicore machines.
For instance, a parallel GEMM executed with prio on a single
node of the Occigen computer achieves only 82% of the
GEMM theoretical node peak (computed as the sum of the
best GEMM CPU single core over all matrix sizes over all 24
cores of the node).
TABLE 1
Tuned parameters on the TERA-100 and the Occigen machines. The
block size represents the tile size in the Chameleon and DPLASMA
cases and the panel width in the ScaLAPACK case.
Model/Library CPU-only CPU + GPU
Block size Sched. Block size Sched.
TERA-100
STF/Chameleon 320 prio 512 dmdas
PTG/DPLASMA 320 PBQ 320 PBQ
MPI/ScaLAPACK 64 static - -
Occigen
STF/Chameleon 512 prio - -
PTG/DPLASMA 512 PBQ - -
4.2 Final results
We present in this section the final performance results
obtained in our study, with all optimizations presented in
this paper enabled. Table 2 lists the implementation-specific
parameters which were selected during the experiments, to
enhance performance to the best of each runtime capability.
The main differences are the following:
• While StarPU can execute any kernel of the Cholesky
factorization on GPUs, PaRSEC chooses to offload
only GEMM kernels on GPUs since this kernel is the
most compute intensive one. PaRSEC has support for
multi-streaming on GPUs, which makes it possible
for several kernels to be executed at the same time
on a single GPU.
• Regarding the communications, the STF model sup-
ported by StarPU with Algorithm 7 infers point-to-
point communications (we discuss in Section 4.3.2
how to alleviate their repetitions). The PTG model
implemented by PaRSEC with Algorithm 2 supports
collective communication patterns.
• In addition to the memory pinning used by CUDA
for CPU-GPU transfers, StarPU takes advantage of
the memory pinning optimization of the OpenMPI
library to accelerate communications, while it has
been turned off with PaRSEC as it induced notable
slowdowns.
Figure 2 shows the performance obtained on the TERA-
100 cluster, both in the homogeneous (only CPUs being
used) and the heterogeneous (all computational units being
used) cases. Figure 3 shows the performance on the Occigen
cluster. In both cases, all the optimizations presented in this
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TABLE 2
Implementation-specific parameters for each runtime system.
Model/Library
(runtime)
Schedulable
kernels on
GPUs
GPU
multi-
streaming
MPI
comm.
policy
OpenMPI
memory
pinning
STF/Chameleon
(StarPU) All No
Point-to-
point Yes
PTG/DPLASMA
(PaRSEC)
GEMM
only Yes Collectives No
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Fig. 2. Final performance results on all 144 nodes of the TERA-100
cluster (1152 CPU cores and 288 GPUs). The Y-axis is a logarithmic
scale.
paper were enabled. The main observation is that the STF
model is competitive with the PTG and the MPI program-
ming paradigms. This is the main message of this paper:
it shows that very high performance can be reached with
the high level of productivity delivered by this model. Fur-
thermore, the observed differences in terms of performance
between Chameleon (which implements the STF model) and
DPLASMA (which implements the PTG model) are mostly
due to the inherent low-level features of the underneath run-
time systems (StarPU and PaRSEC, respectively) discussed
above, and the behavior of the MPI implementation, but not
to the respective programming models.
We first discuss the homogeneous setups. On small
matrices, DPLASMA slightly outperforms Chameleon on
both machines. Indeed, StarPU is optimized for hetero-
geneous architectures while PaRSEC has been originally
designed to efficiently exploit homogeneous clusters. In this
particular case, the prio scheduler implemented in StarPU
would need to have support for locality as does the PBQ
scheduler implemented in PaRSEC. This is thus not related
to the programming model itself but to the low-level (yet
important) details of the internal design of the respective
runtime systems. For large matrices, Chameleon catches up
with DPLASMA because there is enough computation to
completely overlap data transfers with computation. On
the TERA-100 machine, Chameleon achieves 87.5% of the
GEMM theoretical peak on matrices of order N = 320.000.
On the Occigen platform, the achieved performance is
however only 72.4% on matrices of order N = 786.432.
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Fig. 3. Final performance results on all 256 nodes of the Occigen cluster
(6144 CPU cores).
Indeed, the StarPU prio scheduler is not optimized for such
a modern multicore architecture (see discussion in Sec-
tion 4.1). We will show that the STF model itself (with proper
pruning) does not hurt the performance in Section 4.3.1. On
the TERA-100 machine, we also compared the task-based
approaches (Chameleon and DPLASMA) with the MPI ref-
erence (ScaLAPACK). We observe that both Chameleon and
DPLASMA surpass ScaLAPACK, showing that task-based
codes on top of runtime systems positively compete with
an MPI reference code. ScaLAPACK uses a panel-based
factorization which simplifies the static scheduling of the
computation, but limits the maximum available parallelism.
In the heterogeneous setup, Chameleon outperforms
DPLASMA up to matrices of order 320,000. The OpenMPI
memory pinning greatly accelerates StarPU point-to-point
communications, thus unlocking enough parallelism to feed
GPUs with computation. Furthermore, the StarPU HEFT
scheduling policy achieves better decisions on the starting
phase of the factorization, while the PaRSEC greedy policy
enforces all initial updates on the GPU despite the cost
of transferring the piece of data. For larger matrices, both
StarPU and DPLASMA achieve a performance close to the
GEMM peak (computed as the sum of the best GEMM CPU
core and GPU performance over all computational units and
matrix sizes), with a slight advantage for DPLASMA due to
the multi-streaming support of PaRSEC which achieves a
better trade-off between parallelism and granularity.
4.3 List of optimizations required to efficiently support
the STF model on supercomputers
We have shown above that we could successfully achieve
competitive performance with the STF programming model
on two modern supercomputers against reference linear
algebra libraries implemented with the PTG and MPI
paradigms. We now present issues we have faced during
this study and how we solved them in order to achieve this
performance on those distributed memory machines.
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The first issue relates with the STF model inherent re-
quirement, and potential overhead, to submit tasks sequen-
tially for the whole, distributed task graph. We explain in
Section 4.3.1 that the characteristics of the global task graph
make it suitable for drastic pruning at the node level, thus
preserving scalability on large platforms.
The second issue is that inter-node dependence edges
trigger duplicate, redundant network data transfers. We dis-
cuss in Section 4.3.2 the communication cache mechanism
we implemented to filter out redundant network transfers.
The third issue is that the common memory allocator
(such as provided by the locally available C library) incurs
either critical overhead or fragmentation. In Section 4.3.3, we
study the characteristics of the two memory related system
calls provided by Linux and similar operating systems,
and how these characteristics impair the C library memory
allocator, and in the end, how StarPU gets impaired as
well. We then present our solution to this issue, involving
the cooperation of a memory allocation cache mechanism,
together with a task submission flow control policy further
detailed in Section 4.3.4.
4.3.1 Pruning of the Task Graph Traversal
The distributed STF paradigm specifies that the full un-
rolling of the task graph must be done on all participating
nodes, even if only a sub-part of the task graph is actually
executed on a given node. Such a requirement could hinder
scalability. In reality however, a given node only needs to
unroll the incoming, local and outgoing dependence edges
from its own point of view (including WAR dependencies).
Thus, a node may safely prune a task submission for which
it is not an end of any of the task’s data dependence edges.
As a result, for each node, testing whether a task must
not be pruned reduces to checking whether any data of
the task is owned by the node (it will have to supply the
piece of data), or whether the piece of data that the task
writes to was cached by the node (it will have to discard
its cached value). These tests are very lightweight, so they
can be added as simple if conditions in front of task
submissions of Algorithm 7. Furthermore, since these tests
actually depend only on the type of task, they do not need
to appear explicitly in Algorithm 7, but can be hidden in a
helper function which makes the task submission or not. In
the context of Chameleon for instance, such a helper, which
includes the pruning test, exists for each BLAS operation, so
that the algorithm programer does not have to care about
it, and just calls the BLAS helpers in a loop nest which thus
looks very similar to Algorithm 1. For instance, the TRSM
helper boils down to Algorithm 8.
Algorithm 8 Chameleon TRSM helper
#define is_local(X) (starpu_mpi_data_get_rank(X) == myrank)
#define is_cached(X) starpu_mpi_cached_receive(X)
TRSM(A, B):
if ( is_local(A) || is_local(B) || is_cached(B) )
starpu_mpi_task_insert(&TRSM_cl,
STARPU_R, A, STARPU_RW, B);
The top of Figure 4 contains a comparative study of
task submission time and task execution time depending on
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Fig. 4. Impact of pruning the task graph on submission and execution
time, and number of submitted tasks. The test case for 1 node is a matrix
of size 40,960, and we keep the same amount of memory per node when
increasing the number of nodes.
whether the application pruned the task graph traversal or
not by using this simple technique. We first observe that
the slope of the execution time without pruning slightly
increases beyond 64 nodes, as the resulting of the steep, non-
pruned submission time curve reaching the same order of
magnitude as the execution time. The pruned submission
time curve shows a much more gentle slope instead. If
we extrapolate those curves with linear estimations, the
extrapolated submission and execution time lines cross
at 1,000 nodes without pruning, and at 1,000,000 nodes
with pruning. Thus, pruning the task graph lowers the
submission cost enough to be able to scale up to many
more GPU-accelerated computing nodes than the size of the
heterogeneous cluster we used (144 nodes).
The bottom of Figure 4 contains again the submission
times, but also a comparison of the number of submitted
tasks in the pruned case, against the total number of tasks
unrolled by every node. About half of these submitted tasks
are actually executed, the other half are needed to infer MPI
communications. The increasing discrepancy between those
two curves is the main explanation for the benefit of pruning
in terms of submission time as seen in the previous para-
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graph. The pruned submission time however increases a bit
faster than the number of submitted tasks. The difference is
due to the cost of unrolling the loop iterations themselves.
Further work is currently in progress, but out of scope of
this article, to specify the data mapping at compilation time
and use a polyhedral analysis [42] to greatly prune the loop
iterations. This could lead to even better scalability while
keeping an STF formulation unchanged and thus still very
close to Algorithm 7.
4.3.2 Communication Cache: Limiting Communications
and Memory Footprint
node0 node1 node2 node3
Fig. 5. An example of duplicated communications.
Our distributed unrolling of the (pruned) task graph on
all nodes is a fully distributed process, inherently more scal-
able than a master-slave model by design. Indeed, instead
of using explicit synchronization requests between nodes,
inter-node communications are initiated from local, decou-
pled decisions on each side, upon encountering the node’s
incoming and outgoing dependence edges during the DAG
traversal. However, without additional measures, multiple
dependence edges involving the same pair of nodes and
the same data could trigger redundant network transfers if
the corresponding data has not been modified in-between.
Figure 5 shows the typical pattern of such a redundant
communication. We thus filter redundant messages out
using a communication cache mechanism to keep track of
the remote data copies that a node already received and
which are still up-to-date. The sequential submission of the
task graph ensures that the communication cache system
follows the expected sequential consistency. In particular, it
invalidates a cache entry whenever a remote task writing
to the corresponding data is encountered during the task
graph traversal.
Figure 6 shows performance results depending on the
cache policy, on 16 nodes of the homogeneous setup.
Comparing the ’Cache’ and ’No Cache’ policies confirms
the impact on performance of filtering redundant network
transfers out through caching. However, the ’Cache’ policy
reaches an out-of-memory condition for matrices larger than
80,000. With the exception of pieces of data written into, the
runtime system indeed cannot decide when a cached remote
copy can safely be evicted without additional information
from the application. All valid copies are therefore kept in
cache by default.
Hence, we added a method to the StarPU API to al-
low the application to notify StarPU when some data can
safely be flushed from the communication cache. StarPU
will actually flush the corresponding cache entry once all
tasks using it and submitted before the flush have been
executed. Beyond that point, if StarPU encounters a task
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Fig. 6. Impact of communication cache policy on performance.
referencing this data, a new network request will be trig-
gered to get a valid copy. This flush operation can be
seen as a notification inserted at some point of the STF
submission flow to inform StarPU that the piece of data is
possibly not needed by subsequent tasks in a near future.
Algorithm 7 shows how this can be added quite naturally
within the Cholesky factorization to express, for instance,
that the result of a POTRF task is not used beyond the
corresponding TRSM tasks. It should be noticed that this is
only a memory usage optimization, which does not change
any semantics of the computation parts of the task graph.
The application developer can thus insert and remove them
to improve memory usage without altering the computation
correctness. The ’Cache + Flush’ policy curve of Figure 6
confirms that matrices of very large scale do not pose out-
of-memory issues, and that the performance peak can be
sustained.
4.3.3 Runtime-level Allocation Cache
The allocation of the matrix tiles has to be done carefully.
Indeed, depending on the behavior of the system allocator,
they would be done along other allocations within the heap,
which entails high fragmention issues; or they would be
done separately using mmap, whose munmap deallocation is
very costly since it requires, for safety, flushing TLB entries
on all cores.
We therefore developed and integrated an allocation
cache mechanism in StarPU. The mechanism is built on top
of mmap in order to be practically immune to fragmentation.
It implements pools of reusable memory chunks grouped
by size, which drastically reduces the number of expensive
calls to mmap and munmap by recycling memory areas from
completed tasks —StarPU internal data structures, user
data, flushed networking buffers— for newly submitted
tasks.
4.3.4 Controlling the task submission flow
Submitting tasks as soon as possible enables the runtime
system to take decisions early, such as to infer and post
the inter-node communications sufficiently ahead of time, to
enable (for instance) efficient computation/communication
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overlapping. However, unconstrained bulk submissions of
tasks may also lead to unwanted side effects.
The effectiveness of the allocation cache (see Sec-
tion 4.3.3) is directly dependent on the opportunity, by new
tasks being submitted, to reuse memory areas allocated by
older tasks that have since gone to completion. Without any
constraint on the task submission flow, this reuse opportu-
nity hardly ever happens: the submission time per task is
usually much shorter than the execution time (as shown in
Figure 4), thus all tasks may already have been submitted
by the time opportunities for memory reuse start to arise
from task completions.
This problem is emphasized in the case of a distributed
session, since StarPU must allocate a buffer for each re-
ceive network request posted as the result of submitting
a task with an incoming remote dependence. This enables
overlapping memory communications with computations.
However, this can also lead to the premature allocation
of numerous buffers well in advance of their actual use-
fulness, without additional precautions. The consequences
are a larger memory footprint and fewer opportunities for
memory reuse due to a larger subset of the buffers being
allocated at overlapping times. Here again, the main reason
for this issue is that the task submission front usually runs
largely ahead of the task execution front.
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A throttling mechanism is therefore necessary on the
task submission flow, to keep the memory footprint under
control by making the allocation cache effective and by
preventing massive, premature allocations of networking
buffers. We therefore extended the StarPU API to provide
a method for the application to “voluntarily” wait for the
number of tasks in the submitted queue to fall below some
threshold before continuing its execution. This method can
be called for instance at the beginning of an external loop in
the application task submission loop nest, to wait for some
previously submitted phases to progress, before resuming
to submit some new phases. The STF property guarantees
that the execution cannot deadlock as the result of task
submission being temporarily paused.
For some applications, inserting the voluntarily wait
method is not practical or desirable. We hence also provide
a similar, but transparent, mechanism at the task submission
level inside StarPU. Two environment variables allow to
specify an upper and a lower submitted task threshold.
When the number of task in the submitted task queue
reaches the upper threshold upon a new task submit, the
task submission method becomes temporarily blocking. It
blocks until the number of remaining tasks in the submitted
queue falls below the lower threshold upon which task
submission resumes.
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Figures 7 and 8 present the performance and memory
footprint of our application when the task submission flow
is voluntarily controlled at application level, for several
choices of submitted task thresholds. Before submitting a
new phase of tasks, our application waits until the number
of tasks remaining in the submission queue falls below that
threshold. Both figures show that a classical trade-off has
to be made between available parallelism and lookahead
depth on the one side, and memory footprint on the other
side, when choosing the value of the threshold. Indeed,
we observe that runs using a low task threshold result in
lower memory footprint but perform worse due to the more
limited available parallelism. Conversely, runs using a high
task threshold perform better but have a larger memory
footprint, due to the additional networking buffers to al-
locate simultaneously for an increased number of pending
incoming requests.
We explored other criteria for the task submission throt-
tling. One of them is a memory footprint criterion, which
temporarily pauses task submission when the amount of
memory in use reaches the available size of the system.
This ensures that applications with datasets larger than
the available memory on the machine may still complete
successfully. This was implemented in the StarPU runtime
system, and experimented as further work [43], notably
using an application with unpredictable memory footprint.
4.4 Additional test case
To complement the study performed on the Cholesky fac-
torization, we here present weak scalability results of a
3D regular stencil application implemented with the STF
paradigm with a simple block distribution. 160 iterations
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of the stencil were run, and each MPI node had 256 tasks to
complete for each iteration. The resulting efficiency is shown
on Figure 9. Communications incur about 1.5% efficiency
decrease compared to execution on a single node, but this
remains very stable up to the tested 256 nodes of the Occigen
cluster. The communications are indeed mostly between
neighbors, and thus can scale very well. The task pruning
also works extremely well in this case, and a polyhedral
analysis easily prunes the spurious loop iterations entirely.
Choosing the task number thresholds was also very easy,
since they basically correspond to a given number of itera-
tions to be pipelined.
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Fig. 9. Efficiency of a stencil application.
5 CONCLUSION AND PERSPECTIVES
Distributed memory machines composed of multicore
nodes possibly enhanced with accelerators have long been
programmed with relatively complex paradigms for ef-
ficiently exploiting all their resources. Nowadays, most
of the HPC applications indeed post communication re-
quests explicitly (MPI paradigm) and their most advanced
versions even rely on hybrid programming paradigms
in order to better cope with multicore chips (such as
MPI+OpenMP) and possibly exploit their accelerators
(MPI+OpenMP+Cuda). Task-based paradigms aim at allevi-
ating the programming burden of managing the complex in-
teractions and overlapping between the corresponding run-
time systems. The PTG paradigm was designed to achieve a
high scalability. It encodes a DAG of tasks as a data flow.
However it requires one to explicitly encode the depen-
dencies between tasks. The STF model removes the pro-
gramming burden of explicitly posting the communications
or explicitly providing the dependencies as it infers them
automatically. [13] proposed a support of the STF model
on homogeneous clusters using a master-slave model. To
achieve a higher scalability, YarKhan [24] proposed to unroll
the DAG concurrently on all processing units. Yet, the
conclusion of the thesis was that “since [PaRSEC, which
implements the PTG model] avoids the overheads implied
by the [task] insertion [...] it achieves better performance and
scalability [than the proposed extension of Quark, which
supports the STF model]”. In our study, we showed that the
STF model can actually compete with the PTG model and
we presented the key points that need to be implemented
within a runtime system that supports this model to ensure
a competitive scalability. Furthermore, our resulting model
fully abstracts the architecture and can run any task on any
computational unit, making it possible to devise advanced
scheduling policies that can strongly enhance the overall
performance on heterogeneous architectures. All in all, we
could achieve very high performance on a heterogeneous
supercomputer while preserving the fundamental property
of the model that a unique sequence of tasks is submitted on
every node by the application code, to be asynchronously
executed in parallel on homogeneous and heterogeneous
clusters. To prove this claim, we have extended the StarPU
runtime system with an advanced inter-node data man-
agement layer that supports this model by automatically
posting communication requests. Thanks to this mechanism,
an existing StarPU STF application can be extended to work
on clusters merely by annotating data with node location to
provide the initial data distribution, independently from the
algorithm itself. From this data distribution, StarPU infers
both the task distribution, along the principle that tasks run
on the node owning data they write to, and the inter-node
data dependencies, transparently triggering non-blocking
MPI_Isend/MPI_Irecv as needed.
We discussed how our design choices and techniques
ensure the scalability of the STF model on distributed mem-
ory machines. Following [24], we made the choice of a fully
decentralized design, made possible by the STF paradigm:
every node-local scheduler receives the same task flow from
the application, and thus gets a coherent view of the global
distributed state, without having to exchange explicit syn-
chronization messages with other nodes. While submitting
the whole graph on every node could raise concerns about
the scalability [24], we showed that the flow of tasks actually
submitted on a given node can be drastically simplified to its
distance-1 neighborhood, constituted from the tasks having
a direct incoming and/or outgoing dependence with the
tasks of this given node. We furthermore implemented two
cache mechanisms to offset the expensive cost of memory
allocations and avoid redundant data transfer requests,
namely the allocation cache and the communication cache
respectively. Finally, we designed a throttling mechanism
on task submission flow, to monitor resource subscription
generated by the queued tasks, and to cap the task submis-
sion rate in accordance. Combining the StarPU-MPI layer
with these optimizations achieved high performance with
the Cholesky factorization on a heterogeneous supercom-
puter. We showed our approach to be competitive with the
state-of-art DPLASMA and ScaLAPACK libraries. All the
software elements introduced in this paper are available as
part of the StarPU runtime system and the Chameleon dense
linear algebra libraries.
On-going and future work on the distributed STF sup-
port in StarPU will mainly focus on extending the automa-
tion capabilities, on integrating a distributed load balancing
engine and generalizing the StarPU-MPI layer networking
support. We intend to extend the automation capabilities
of StarPU to provide the application programmer with
sensible auto-determined thresholds, in particular for the
task submission capping mechanism. Since the choice of
this parameter value is a trade-off between parallelism and
memory footprint, we would like to monitor the memory
footprint of tasks, so that tasks can be submitted until all
the memory allowed to be used by the runtime system is
subscribed. We plan to integrate a load balancing mech-
anism to alter the initial data distribution automatically
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during the execution to even out the dynamically observed
computational load imbalance on every node, relieving the
application from that burden. Regarding modern multicore
architectures such as Occigen, we are extending StarPU
schedulers to better take into account locality and improve
per-node performance. We are porting the abstract part of
StarPU distributed support on new networking interfaces
beyond MPI.
While the STF model has been supported in the OpenMP
standard since the 4.0 revision for shared-memory machines
with the introduction of the depend clause, we expect that the
present work will open up new perspectives for OpenMP
towards the support of distributed memory machines.
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